


# HBU16-1.2 Intel UMA Block Diagram



Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIE Port Config1 bit1. Rising Edge of PWROK.	Allows entrance to XOR Chain testing when TP3 pulled low. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC (Cofig Registers: offset 224h). This signal has weak internal pull-down.
HDA_SYNC	PCIE config1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of PRC.PC (Config Registers: Offset 224h).
GNT2#/ GPIO53	PCIE config2 bit2, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of PRC.PC2 (Config Registers: Offset 224h).
GPIO20	Reserved.	This signal should not be pulled high.
GNT1#/ GPIO51	ESI Strap (Server Only). Rising Edge of PWROK.	ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.
GNT3#/ GPIO55	Top-Block Swap override. Rising Edge of PWROK.	Sampled low: Top-Block Swap mode (inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#: SPI_CS1#/ GPIO58	Boot BIOS Destination Selection 0:1. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers: Offset 3410h:bit 11:10). GNT0# is MSB, 01-SP1, 10-PCI, 11-LPC
SPI_MOSI	Integrated TPM Enable, Rising Edge of CLPWROK.	Sample low: the Integrated TPM will be disable. Sample high: the MCH TPM enable strap is sampled low and the TPM Disable bit is clear, the Integrated TPM will be enable.
GPIO49	DMI Termination Voltage. Rising Edge of CLPWROK.	The signal is required to be low for desktop applications and required to be high for mobile applications.
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR (Device 28: Function 0:Offset D8).
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode (ICH9 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/ HDA_DOCK _EN#	Flash Descriptor Security Override Strap. Rising Edge of PWROK.	Sampled low: the Flash Descriptor Security will be overridden. If high, the security measures will be in effect. This should only be enabled in manufacturing environments using an external pull-up resistor.

## PCIE Routing page 19

LANE1	LAN
LANE2	MiniCard WLAN


## USB Table page 19

USB	
Pair	Device
0	USB3
1	FREE
2	External USB3
3	FREE
4	External USB2
5	FREE
6	WLAN
7	BLUETOOTH
8	CARD_READER
9	FREE
10	CAMERA
11	FREE

## ICH9 Integrated pull-up and pull-down Resistors

ICH9 EDS 642879 Rev.1.5	
SIGNAL	Resistor Type/Value
CL_CLK[1:0]	PULL-UP 20K
CL_DATA[1:0]	PULL-UP 20K
CL_RST0#	PULL-UP 20K
DPRSLPVR/GPIO16	PULL-DOWN 20K
ENERGY_DETECT	PULL-UP 20K
HDA_BIT_CLK	PULL-DOWN 20K
HDA_DOCK_EN#/GPIO33	PULL-UP 20K
HDA_RST#	PULL-DOWN 20K
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GLAN_DOCK#	The pull-up or pull-down active when configured for native GLAN_DOCK# functionality and determined by LAN controller.
GNT[3:0]#/GPIO[55,53,51]	PULL-UP 20K
GPIO20	PULL-DOWN 20K
GPIO49	PULL-UP 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRETN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#/GPIO58/CLGPIO6	PULL-UP 20K
SPI_MOSI	PULL-DOWN 20K
SPI_MISO	PULL-UP 20K
SPKR	PULL-DOWN 20K
TACH_ [3:0]	PULL-UP 20K
TP[3]	PULL-UP 20K
USB[11:0][P,N]	PULL-DOWN 15K

## SMBus




Cantiga chipset and ICH9M I/O controller  
Hub strapping configuration






Montevina Platform Design guide 22339 0.5		page 218
Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB1067 011 = FSB667 010 = FSB800 others = Reserved
CFG[4:3] CFG8 CFG[15:14] CFG[18:17]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	iTPM Host Interface	0 = The iTPM Host Interface is enabled (Note 2) 1 = The iTPM Host Interface is disabled (default)
CFG7	Intel Management engine crypto strap	0 = Transport Layer Security (TLS) cipher suite with no confidentiality 1 = TLS cipher suite with confidentiality(Default)
CFG9	PCIE Graphics Lane	0 = Reserved Lanes, 15->0, 14->1 ect.. 1 = Normal operation (Default): Lane Numbered in Order
CFG10	PCIE Loopback enable	0 = Enable (Note 3) 1 = Disable (Default)
CFG[13:12]	XOR/ALL	00 = Reserve 10 = XOR mode Enabled 01 = ALLZ mode Enable (Note 3) 11 = Disabled (Default)
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG19	DMI Lane Reversal	0 = Normal operation (Default): Lane Numbered in Order 1 = Reverse Lanes DMI x4 mode [MCH->ICH]: {3->0, 2->1, 1->2 and 0->3} DMI x2 mode [MCH->ICH]: {3->0, 2->1}
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIE	0 = Only Digital Display Port or PCIE is operational (Default) 1 = Digital display Port and PCIE are operating simultaneously via the PEG port
SDVO_CTRLDATA	SDVO Present	0 = No SDVO Card Present (Default) 1 = SDVO Card Present
L_DDC_DATA	Local Flat Panel (LFP) Present	0 = LFP Disabled (Default) 1 = LFP Card Present; PCIE disabled


**NOTE:**

1. All strap signals are sampled with respect to the leading edge of the (G)MCH Power OK (PWROK) signal.
2. iTPM can be disabled by a 'Soft-Strap' option in the Flash-decriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling iTPM via CFG6. Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time.

### <Core Design>


 <b>緯創資通</b> <b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
<b>Table of Content</b>	
Size A3	Document Number
<b>HBU16 1.2</b>	
Date: Tuesday, June 30, 2009	Sheet 2 of 41
Rev <b>1</b>	






Layout Note:  
Comp0, 2 connect with  $Z_0=27.4$  ohm, make  
trace length shorter than 0.5" .  
Comp1, 3 connect with  $Z_0=55$  ohm, make  
trace length shorter than 0.5" .


Please these inside socket cavity on L8(North side Secondary)




Please these inside socket cavity on L8(South side Secondary)



Please these inside socket cavity on L8(North side Primary)



layout note: "1D5V\_VCCA\_S0" as short as possible





Layout Note: Place as close as possible to the CPU VCCA pin.

Layout Note: VCCS and VSSS lines should be of equal length.

Layout Note: Provide a test point (with no stub) to connect a differential probe between VCCS and VSSS at the location where the two 54.9ohm resistors terminate the 55 ohm transmission line.




Please these inside socket cavity on L8(North side Secondary)

Please these outside socket cavity on L8(North side Secondary)





Please these outside socket cavity on L8(South side Secondary)

Please these inside socket cavity on L8(South side Primary)




緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
CPU (3 of 3)		
Size	Document Number	Rev
	HBU16 1.2	1
Date:	Thursday, July 09, 2009	Sheet 5 of 41



Place them near to the chip ( < 0.5" )



ISOH

<Core Design>

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.


Title  
**Cantiga (1 of 6)**


Size Document Number  
**HBUI6 1.2**

Date: Thursday, July 09, 2009 Sheet 6 of 41


Rev  
**1**


















緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Cantiga (6 of 6)


Size Document Number

HBU16 1.2

Date: Tuesday, June 30, 2009


Sheet 11 of 41

Rev 1





8 M\_B\_DQS#(7..0) << >>  
 8 M\_B\_DQ#(63..0) << >>  
 8 M\_B\_DM(7..0) << >>  
 8 M\_B\_DQS(7..0) << >>  
 8 M\_B\_A[14..0] << >>


Layout Note:  
Place near DM2



Layout Note:  
Place one cap close to every 2 pullup resistors terminated to +0.9VS




Layout Note:  
Place these resistors closely DM2, all trace length Max=1.5"






M_B_A0	102	A0	/RAS	108	M_B_RAS# 8
M_B_A1	101	A1	/WE	108	M_B_WE# 8
M_B_A2	100	A2	/CAS	113	M_B_CAS# 8
M_B_A3	99	A3	/CS0	110	M_CS2# 7
M_B_A4	98	A4	/CS1	115	M_CS3# 7
M_B_A5	97	A5			
M_B_A6	96	A6			
M_B_A7	95	A7			
M_B_A8	94	A8			
M_B_A9	93	A9			
M_B_A10	92	A10	/AP		
M_B_A11	91	A11			
M_B_A12	90	A12			
M_B_A13	89	A13			
M_B_A14	88	A14			
M_B_A15	87	A15			
M_B_A16	86	A16/BA2			
M_B_BS#2	85				
M_B_BS#0	84				
M_B_BS#1	83				
M_B_DQ0	5	DQ0			
M_B_DQ1	7	DQ1			
M_B_DQ2	17	DQ2			
M_B_DQ3	19	DQ3			
M_B_DQ4	6	DQ4			
M_B_DQ5	14	DQ5			
M_B_DQ6	23	DQ6			
M_B_DQ7	25	DQ7			
M_B_DQ8	26	DQ8			
M_B_DQ9	27	DQ9			
M_B_DQ10	28	DQ10			
M_B_DQ11	29	DQ11			
M_B_DQ12	30	DQ12			
M_B_DQ13	31	DQ13			
M_B_DQ14	32	DQ14			
M_B_DQ15	33	DQ15			
M_B_DQ16	34	DQ16			
M_B_DQ17	35	DQ17			
M_B_DQ18	36	DQ18			
M_B_DQ19	37	DQ19			
M_B_DQ20	38	DQ20			
M_B_DQ21	39	DQ21			
M_B_DQ22	40	DQ22			
M_B_DQ23	41	DQ23			
M_B_DQ24	42	DQ24			
M_B_DQ25	43	DQ25			
M_B_DQ26	44	DQ26			
M_B_DQ27	45	DQ27			
M_B_DQ28	46	DQ28			
M_B_DQ29	47	DQ29			
M_B_DQ30	48	DQ30			
M_B_DQ31	49	DQ31			
M_B_DQ32	50	DQ32			
M_B_DQ33	51	DQ33			
M_B_DQ34	52	DQ34			
M_B_DQ35	53	DQ35			
M_B_DQ36	54	DQ36			
M_B_DQ37	55	DQ37			
M_B_DQ38	56	DQ38			
M_B_DQ39	57	DQ39			
M_B_DQ40	58	DQ40			
M_B_DQ41	59	DQ41			
M_B_DQ42	60	DQ42			
M_B_DQ43	61	DQ43			
M_B_DQ44	62	DQ44			
M_B_DQ45	63	DQ45			
M_B_DQ46	64	DQ46			
M_B_DQ47	65	DQ47			
M_B_DQ48	66	DQ48			
M_B_DQ49	67	DQ49			
M_B_DQ50	68	DQ50			
M_B_DQ51	69	DQ51			
M_B_DQ52	70	DQ52			
M_B_DQ53	71	DQ53			
M_B_DQ54	72	DQ54			
M_B_DQ55	73	DQ55			
M_B_DQ56	74	DQ56			
M_B_DQ57	75	DQ57			
M_B_DQ58	76	DQ58			
M_B_DQ59	77	DQ59			
M_B_DQ60	78	DQ60			
M_B_DQ61	79	DQ61			
M_B_DQ62	80	DQ62			
M_B_DQ63	81	DQ63			
M_B_DQ64	82	DQ64			
M_B_DQ65	83	DQ65			
M_B_DQ66	84	DQ66			
M_B_DQ67	85	DQ67			
M_B_DQ68	86	DQ68			
M_B_DQ69	87	DQ69			
M_B_DQ70	88	DQ70			
M_B_DQ71	89	DQ71			
M_B_DQ72	90	DQ72			
M_B_DQ73	91	DQ73			
M_B_DQ74	92	DQ74			
M_B_DQ75	93	DQ75			
M_B_DQ76	94	DQ76			
M_B_DQ77	95	DQ77			
M_B_DQ78	96	DQ78			
M_B_DQ79	97	DQ79			
M_B_DQ80	98	DQ80			
M_B_DQ81	99	DQ81			
M_B_DQ82	100	DQ82			
M_B_DQ83	101	DQ83			
M_B_DQ84	102	DQ84			
M_B_DQ85	103	DQ85			
M_B_DQ86	104	DQ86			
M_B_DQ87	105	DQ87			
M_B_DQ88	106	DQ88			
M_B_DQ89	107	DQ89			
M_B_DQ90	108	DQ90			
M_B_DQ91	109	DQ91			
M_B_DQ92	110	DQ92			
M_B_DQ93	111	DQ93			
M_B_DQ94	112	DQ94			
M_B_DQ95	113	DQ95			
M_B_DQ96	114	DQ96			
M_B_DQ97	115	DQ97			
M_B_DQ98	116	DQ98			
M_B_DQ99	117	DQ99			
M_B_DQ100	118	DQ100			
M_B_DQ101	119	DQ101			
M_B_DQ102	120	DQ102			
M_B_DQ103	121	DQ103			
M_B_DQ104	122	DQ104			
M_B_DQ105	123	DQ105			
M_B_DQ106	124	DQ106			
M_B_DQ107	125	DQ107			
M_B_DQ108	126	DQ108			
M_B_DQ109	127	DQ109			
M_B_DQ110	128	DQ110			
M_B_DQ111	129	DQ111			
M_B_DQ112	130	DQ112			
M_B_DQ113	131	DQ113			
M_B_DQ114	132	DQ114			
M_B_DQ115	133	DQ115			
M_B_DQ116	134	DQ116			
M_B_DQ117	135	DQ117			
M_B_DQ118	136	DQ118			
M_B_DQ119	137	DQ119			
M_B_DQ120	138	DQ120			
M_B_DQ121	139	DQ121			
M_B_DQ122	140	DQ122			
M_B_DQ123	141	DQ123			
M_B_DQ124	142	DQ124			
M_B_DQ125	143	DQ125			
M_B_DQ126	144	DQ126			
M_B_DQ127	145	DQ127			
M_B_DQ128	146	DQ128			
M_B_DQ129	147	DQ129			
M_B_DQ130	148	DQ130			
M_B_DQ131	149	DQ131			
M_B_DQ132	150	DQ132			
M_B_DQ133	151	DQ133			
M_B_DQ134	152	DQ134			
M_B_DQ135	153	DQ135			
M_B_DQ136	154	DQ136			
M_B_DQ137	155	DQ137			
M_B_DQ138	156	DQ138			
M_B_DQ139	157	DQ139			
M_B_DQ140	158	DQ140			
M_B_DQ141	159	DQ141			
M_B_DQ142	160	DQ142			
M_B_DQ143	161	DQ143			
M_B_DQ144	162	DQ144			
M_B_DQ145	163	DQ145			
M_B_DQ146	164	DQ146			
M_B_DQ147	165	DQ147			
M_B_DQ148	166	DQ148			
M_B_DQ149	167	DQ149			
M_B_DQ150	168	DQ150			
M_B_DQ151	169	DQ151			
M_B_DQ152	170	DQ152			
M_B_DQ153	171	DQ153			
M_B_DQ154	172	DQ154			
M_B_DQ155	173	DQ155			
M_B_DQ156	174	DQ156			
M_B_DQ157	175	DQ157			
M_B_DQ158	176	DQ158			
M_B_DQ159	177	DQ159			
M_B_DQ160	178	DQ160			
M_B_DQ161	179	DQ161			
M_B_DQ162	180	DQ162			
M_B_DQ163	181	DQ163			
M_B_DQ164	182	DQ164			
M_B_DQ165	183	DQ165			
M_B_DQ166	184	DQ166			
M_B_DQ167	185	DQ167			
M_B_DQ168	186	DQ168			
M_B_DQ169	187	DQ169			
M_B_DQ170	188	DQ170			
M_B_DQ171	189	DQ171			
M_B_DQ172	190	DQ172			
M_B_DQ173	191	DQ173			
M_B_DQ174	192	DQ174			
M_B_DQ175	193	DQ175			
M_B_DQ176	194	DQ176			
M_B_DQ177	195	DQ177			
M_B_DQ178	196	DQ178			
M_B_DQ179	197	DQ179			
M_B_DQ180	198	DQ180			
M_B_DQ181	199	DQ181			
M_B_DQ182	200	DQ182			
M_B_DQ183	201	DQ183			
M_B_DQ184	202	DQ184			
M_B_DQ185	203	DQ185			
M_B_DQ186	204	DQ186			
M_B_DQ187	205	DQ187			
M_B_DQ188	206	DQ188			
M_B_DQ189	207	DQ189			
M_B_DQ190	208	DQ190			
M_B_DQ191	209	DQ191			
M_B_DQ192	210	DQ192			
M_B_DQ193	211	DQ193			
M_B_DQ194	212	DQ194			
M_B_DQ195	213	DQ195			
M_B_DQ196	214	DQ196			
M_B_DQ197	215	DQ197			
M_B_DQ198	216	DQ198			
M_B_DQ199	217	DQ199			
M_B_DQ200	218	DQ200			
M_B_DQ201	219	DQ201			
M_B_DQ202	220	DQ202			
M_B_DQ203	221	DQ203			
M_B_DQ204	222	DQ204			
M_B_DQ205	223	DQ205			
M_B_DQ206	224	DQ206			
M_B_DQ207	225	DQ207			
M_B_DQ208	226	DQ208			
M_B_DQ209	227	DQ209			
M_B_DQ210	228	DQ210			
M_B_DQ211	229	DQ211			
M_B_DQ212	230	DQ212			
M_B_DQ213	231	DQ213			
M_B_DQ214	232	DQ214			
M_B_DQ215	233	DQ215			
M_B_DQ216	234	DQ216			
M_B_DQ217	235	DQ217			
M_B_DQ218	236	DQ218			
M_B_DQ219	237	DQ219			
M_B_DQ220	238	DQ220			
M_B_DQ221	239	DQ221			
M_B_DQ222	240	DQ222			
M_B_DQ223	241	DQ223			
M_B_DQ224	242	DQ224			
M_B_DQ225	243	DQ225			
M_B_DQ226	244	DQ226			
M_B_DQ227	245	DQ227			
M_B					

# CRT I/F & CONNECTOR



**Layout Note:**  
 \* Must be a ground return path between this ground and the ground on the VGA connector.  
 Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.






5V @ ext. CRT side

<Core Design>		
緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
CRT Connector		
Size	Document Number	Rev
A3	HBU16 1.2	1
Date: Thursday, July 09, 2009	Sheet 14 of 41	











White LED:  
**Lite-On 83.00191.D70**  
**Everlight 83.19217.F70**




	SIZE_DET0 (Pin27)	SIZE_DET1 (Pin19)
15.4"	1	1
17.0"	0	1
15.6"	1	0
16.0"	0	0

1st: 20.F1296.046  
 2nd: 20.F1270.046



<Core Design>

<b>緯創資通 Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
<b>LCD/Inverter Connector/CAM/LED</b>	
Size A3	Document Number
<b>HBU16 1.2</b>	
Date: Thursday, July 09, 2009	Sheet 15 of 41




<Core Design>

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Clock Generator ICS9LPRS355**

Size	Document Number	Rev
	<b>HBU16 1.2</b>	<b>1</b>

Date: Thursday, July 09, 2009 Sheet 16 of 41



### <Core Design>

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title
-------

**ICH9-M (1 of 5)**

Size


Document Number
-----------------

## HBU16 1.2

**1**

Date: Thursday, July 09, 2009

Sheet 17 of 41




32.768Khz 12.5pf 10ppm  
1st: 82.30001.691 (KDS)  
2nd: 82.30001.861 (EPSON)

GLAN\_COMP place within 500 mil of ICH9M

HDD

ODD

ICH9M-GP-NF



1st: 20.F0714.003  
2nd: 20.D0201.103  
3rd: 20.F1000.003

Integrated VccSus1_05,VccSus1_5,VccCL1_5		
INTVRMEN	High=Enable	Low=Disable
Integrated VccLan1_05VccCL1_05		
LAN100_SLP	High=Enable	Low=Disable


<Core Design>


**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ICH9-M (2 of 5)**

Size: Document Number **HBU16 1.2** Rev **1**

Date: Thursday, July 09, 2009 Sheet 18 of 41















10

## SATA HDD Connector




## ODD Connector





EEPROM LED OPTION USE '01'  
(DEFINED IN SPEC)  
=> LED1 : LINK (Green)  
=> LED2 : ACT (Yellow)  
(BOTH 10/100 AND GIGA CHIP)




<Core Design>


**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **RTL8103T**

Size: A3 Document Number: **HBU16 1.2** Rev: **1**

Date: Thursday, July 09, 2009 Sheet: 23 of 41






*Place close to controller IC*

R404  
0R0402-PAD

SD\_CLK/XD\_D1/MS\_CLK 2 1 SD\_CLK/XD\_D1/MS\_CLK\_R




Title			
<b>USB CardReader Controller-RTS5159</b>			
Size	Document Number	Rev	
	<b>HBU16 1.2</b>	<b>1</b>	
Date: Thursday, July 09, 2009	Sheet	25	of 41






# LAN Connector

## 10/100M Lan Transformer



- 1.route on bottom as differential pairs.
2. Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat, except RJ-45 moat.

PIN A1 : GREEN  
PIN A3 : ORANGE  
PIN B2 : YELLOW



Green : Link up  
Blinking : TX/RX activity

### Remark:

Add trace width to 20mils  
for RJ1 pin4, 5 and pin 7, 8.


## Golden Finger for Debug Board

### TOP VIEW (A)



A15 (B1)  
A14 (B2)  
:  
:  
:  
A2 (B14)  
A1 (B15)

### BOTTOM VIEW (B)

Boot Device must have ID[3:0] = 0000  
Has internal pull-down resistors  
All may be left floated  
FPET7 Elec. P3-46



Please put near board edge.




<Core Design>

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		
LAN CONN/Debug		
Size	Document Number	Rev
A3	HBU16 1.2	1
Date: Thursday, July 09, 2009		
Sheet 27 of 41		








## Internal KeyBoard Connector


```
29 KROW[1..8]      <<< _____
29 KCOL[1..18]    <<< _____
```

Keyboard matrix ( from vendor )


	US	Eur	Jap
MATRIXID1#	0	1	0
MATRIXID2#	0	0	1




## TouchPad Connector



```
1st: 20.K0320.010
2nd: 20.K0343.010
```



Please populate close TPAD1



### <Core Design>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Year	Journal	Volume	Page
...	...	...	...	...	...

**KeyBoard-CONN**

Size










Document Number	
-----------------	--

## HBU16 1.2

REV  
1


Date: Thursday, July 09, 2009

Sheet 30 of 41






## Discharge Circuit



0523 SF


+5VALW to +5VS Transfer  
+3VALW to +3VS Transfer

## Run Power



+5VALW to +5V Transfer


G546B2P1 Low active, 1.5A per channel




<Core Design>


<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>PWRPLANE</b>			
Size A3	Document Number	<b>HBU16 1.2</b>	Rev <b>1</b>
Date: Thursday, July 09, 2009		Sheet 32 of 41	







## BATTERY CONNECTOR



<Core Design>




**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title				
<b>AD/BATT CONN</b>				
Size	Document Number			Rev
A3	<b>Warrior</b>			<b>1</b>
Date: Thursday, July 09, 2009		Sheet	34	of 41




84.04841.037  
ON4841 POWERPAK  
Id=57A, Qg=11.5~17nc  
Rdson=9.2~11.4mOhm


84.04835.F37  
ON4835 POWERPAK  
Id=104A, Qg=22~39nc  
Rdson=4.3~5mOhm



Panasonic 330uF, 2V  
ESR=9mΩ, Iripple=3A

<Core Design>			
緯創資通 Wistron Corporation			
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title ISL6260CCRZ CPU CORE(2/2)			
Size A3	Document Number	HBU16.1.2	
Date: Thursday, July 09, 2009	Sheet 36	of 41	Rev 1





緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

**TPS51116 1D8V/0D9V**

Document Number
-----------------

## HBU16 1.2

Rev	1
-----	---

Date: Thursday, July 09, 2009


Sheet 3

41










SPR1: 34.13B01.001,  
 SPR3: 34.39S07.003, 34.39S07.101  
 SPR4: 34.49U24.001,  
 SPR5: 34.13B01.001,  
 SPR6: 34.4B312.002, 34.4B312.101  
 SPR7: 34.40U07.001, 34.40U07.101



<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		MISC	
Size A3	Document Number	HBU16 1.2	Rev 1
Date: Tuesday, June 30, 2009		Sheet 41	of 41